Low-energy heterogeneous digit-serial Reed-Solomon codecs
نویسندگان
چکیده
Reed-Solomon (RS) codecs are used for error control coding in many applications such as digital audio, digital TV, software radio, CD players, and wireless and satellite communications. This paper considers software-based implementation of RS codecs where special instructions are assumed to be used to program finite field multiplication datapaths inside a domain-specific programmable digital-signal processor (DS-PDSP). A heterogeneous digit-serial approach is presented, where the heterogeneity corresponds to the use of different digit-sizes in the multiply-accumulate (MAC for polynomial multiplication) and degree reduction (DEGRED for polynomial modulo operation) subarrays. The salient feature of this digit-serial approach is that only the digit-cells are implemented in hardware, the finite field multiplications are performed digit-serially in software by dynamically scheduling the internal digit-level operations in RS encoders and decoders. It is concluded that, for 2-error-correcting RS(n; k) codec implementations over finite field GF (2), a parallel MAC unit (of digit-size 8) and a DEGRED unit with digit-size 2 is the best datapath, with respect to least energy consumption and energy-delay products; with this datapath architecture and appropriate digit-serial scheduling strategies, more than 60% energy reduction and more than 1=3 energydelay reduction can be achieved compared with the parallel multiplication datapath based approach.
منابع مشابه
Serial Concatenation and Joint Iterative Decoding of LDPC Codes and Reed-Solomon Codes
In this paper, a serial concatenation scheme and its iterative decoding algorithm between Low Density Parity Check codes (LDPC) and Reed-Solomon codes are proposed. For the decoder, the soft output values delivered by LDPC are used as reliability values to perform the Chase decoding of Reed-Solomon (RS) codes which return soft information to LDPC decoder. This approach presents an option scheme...
متن کاملLow-power channel coding via dynamic reconfiguration
Presented in this paper are energy-optimum reconfiguration strategies for channel codecs. These strategies are derived by solving an optimization problem, which has energy consumption as the objective function and a constraint on the bit error-rate ( ). Energy consumption models for a reconfigurable Reed-Solomon (RS) codec are derived via gate-level simulation of the finite field arithmetic mod...
متن کاملDesign of Application-Specific Instructions and Hardware Accelerator for Reed-Solomon Codecs
This paper presents new application-specific digital signal processor (ASDSP) instructions and their hardware accelerator to efficiently implement Reed-Solomon (RS) encoding and decoding, which is one of the most widely used forward error control (FEC) algorithms. The proposed ASDSP architecture can implement various programmable primitive polynomials, and thus, hardwired RS codecs can be repla...
متن کاملReed-Solomon Erasure Codec Design Using Vivado High-Level Synthesis Application Note (XAPP1273)
This application note focuses on the design of an erasure codec using the Xilinx® Vivado® High-Level Synthesis (HLS) tool, which takes the source code in C programming language and generates highly efficient synthesizable Verilog or VHDL code for a Kintex® UltraScaleTM FPGA. When there is a need to change erasure code parameters, for example, the generator matrix definition or erasure code rate...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998